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ABSTRACT 
This work describes the design and construction of a voice-band 
Acquisition/DSP board for use as a peripheral 1/0 device in an IBM PC-compatible 
machine. The board is capable of quantizing signals with bandwidths from DC up to 
8 KHz and amplitude levels ranging from 2 mV to 0.12 V at a. rate of 25 KHz with full 
14-bit dynamic range. The input stage can be configured under sof~-~are control as 
either a variable gain amplifier or a dynamic range compressor. In addition, this 
board contains a WE DSP32 digit~! s·ignal processor for which a number of routines 
have been written, This processor operates a·t 8 Mil.z. The DSP routines are stored 
in ~n external 4 Kx32 ROM bank and utilize an 8Kx32 RAM bank. 
1 
INTRODUCTION 
In recent years a number of powerful Digital Signal Processing (DSP) 
algortihms have been developed for the .analysis of vanous types of signals. 
Traditionally, DSP algortithms have been implemented using general purpose· digital 
computers. However, the increasing complexity of these algorithms has created a 
need for systems capable of executing larger num hers of arithmetic .i-nstructions in 
shorter intervals of time. This has led to the developrnent of specialized processing 
units, generally known as digital signal processors, capable of operating at very ·high 
clock rates _and possessing powerful arithmetic instruction sets. 
The advent of the Digital Signal Processor has allowed the development of 
efficient circuits devoted exclusively to the execution of particular DSP algorithms. 
These special purpose DSP circuits, however, usuaqy lack essential capabilities pres~nt 
in digital computers, such as, user-interface and means of mass storage. These and 
other features are often left out in order to keep the cost low. Instead, designers have 
developed DSP circuits capable of being directly intefaced with digital con1puters. 
The resulting computer-DSP ·system combines all the flexibility of a general purpose 
digital comp~ter and the power of a special pur_pose DSP circuit. 
One of the areas in which computer-DSP systems have found widespread 
application is the processing of speech signals. The speech signal obtained from a 
microphone, however, 1s a continuous analog signal. It must, therefore, be put in a 
digital format before it can be processed by the computer-DSP systern. This ls 
accomplished by sampling the analog signal at regular intervals and representing the 
values obtained according to a digital code. This process is refered to as· acquisition. 
In most instances it is conve.nient to incorporate the hardware needed for the 
2 
acq uis_i Lion of the signal in the com pu ter-DS P system. This configuration is refered 
to as an acquisition/DSP system. A typical system ·is shown in figure I. The input to 
the systen1 is a continuous voltage signal such as that produced by a microphone. In 
the Analog Input Stage the analog signal is brought to a level suitable for acquisition. 
-r 
',; 
Th_e rcsu l ting signal goes to the Acquisition Stage where it is initially low-pass filtered 
in order to prevent aliasing from occuring during sampling. The output of the low-
pass filter is then fed to an analog-to-digital converter (ADG) where the signal is· 
quant.iud and encoded. The digital signal is stored in a file and later processed by 
the DS P Stag.e. 
Ac_,-; .11'::.,, ,1;)!,J / vs P J3oARD 
---._.._ ·------- -
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T rri\i( 
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____ L_[ _____________________________ _ 
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Figure I. Schematic of the Acquisition/DSP System. 
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The operation described ~hove is complicated by a simple fact: ~ny reaf device 
has only a finite number of bit locations in which to store a value. ·This limitation 
leads to a discrepancy between the ideal value ( the value that would result from 
using an infinite number of bits to store the result of an operation ) and the actual 
value contained in the register. This error, which can be thought of as noise, 1s 
introduced in the system during both acquisition and processing. of the digital signal. 
During acquisition an n-bit ADC divides its full range of input voltage into 2n 
equally spaced discrete levels and assigns to each an n-bit digital word. Each analog 
sample is encoded with the digital word assigned to the nearest discrete level. The 
error, therefore, is given by the d_iffer~nce between the value of the analog sample and 
that of the nearest discrete level. This error is commonly refered to as quantization 
.noise and can seriously affect the value of t_he acquired signal. 
A good measure of the quality of t}:ie acquired signal is the -signal-to-noise ratio 
(SNR}. The SNR is obtained by dividing the acquired signal power by the 
quantization noise power. The quantization .noise power is a function only of the 
number of bits in the ADC [1]. Therefore,. for a given ADC, the SNR is maximized 
by making the level of the analog signal as large as possible. In other words·, by 
keeping the extremes of the analog signal close to the full scale voltage of th~ ADC. 
As discussed earlier, error is also introduced .into the system during processing 
of the digital signal. Digital signal processors, in general, represent values using 
f19ating-point notation. That is, as a mantissa, in which a fixed number of the most 
significant non-zero bits are stored; and an exponent which keeps track of the position 
of the decimal point. Using this notation, both additions and multiplications, in 
general, generate a larger number of bits than that available for the mantissa. 
Therefore, it is necessary to round off the result of each addition and multiplication 
4 
before it can be stored in a register. The difference between the value stored rn the 
register and the ideal value is commonly refered to as roundoff noise. 
The effect of roundoff noise, as well as that of q·uantization noise, on the result 
of a DSP algortihm will depend on. the particular algorithm being implemented[l]. 
Therefore, in order to find what these effects will be for a given algorithm, a complete 
statistcial analysis must be performed. 
Our objective, therefore, will be to design an acquisition/USP system that can 
acquire analog signals wi:t"h large SNRs and process the resulting digital signals 
keeping the n01se introduced by ·this operation within acceptable limits. Therefore, 
when necessary,. statistical analysis will be performed in order to determine whether 
the noise generated by a p_articular algorithm is acceptable. While there is no easey 
way to reduce the effects of roundoff, the quantization n·oise, as discussed earlier, can 
be effectively reduced by controlling the level of the analog signal prior to 
quantization. 
In chapter I, two circuits used to control the level of the analog· signal will be 
presented and discussed. 
5 
l. Analog Input Stage 
1.1 Overview 
The function oft-he Analog Input Stage is to amplify and adjust the level .Jf 
the signal for Acquisition. This stage can be divided in to three major parts shown in 
figure I.I. The input voltage, vin' is applied to the Input Amplifier. The Input 
Amplifier provides a large initial gain in order to make the noise in trod ured by later 
stages negligible compared to signal power. The second part is the dynamic range 
compn~ssor. This circuit reg.ulates the l<>vel of the output signal by making the gain 
in verscly proportion,d to the level of the input signal.. Alternatively, the third pa rt, 
refered to as the Variable Gain Ampli(icr, allows the user to choose the gain of the 
Analog Input Stage from a wide range of values. The desired value is communicated 
to the Acquisition/DSP board via the host PC . 
. UyMAMI[ 
Y-Al'J(:; t. _I ---. 
I 
Cou?RE550rl 
_____ l 
i 
I 
I 
J\NP. 
figure 1.1. Functional Block Diagram of the Analog Input Stage 
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1.2 Input Amplifier 
The circuit diagram for the input amplifier is shown in figure 1.2. The first 
stage of this simple circuit provides a gain of 83 and will thus be refered to as the high 
gain stage. The second stage of the Input Amplifier contains a variable tesistor, RPl' 
which allows the gain to vary from 1 to 11. Therefore the total. gain of the Input 
Amplifier can take any value in the range from 83 to 913. 
An important consideration when dealing with large gains 1s the gain-
~ bandwidth product of the op amp. The LF356 op amp, used in .the high-gain stage, 
has a gain-bandwidth product of 4 MHz. This yields a resulting bandwidth of 48 I<Hz 
for the high-gain stage, which easily covers the bandwidth requirement- of a voice-
band signal. 
figure L2. lnpµt Amplifier 
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1.3 Dynamic Range Compressor 
1.3.1 Functional .Description 
As mentioned in section 1.1 the function of the Dynamic Range Corn pressor is 
to keep the level of the output signal constant by making the value of the gain 
inversely proportional to the level of the input signal. The functional block diagra·m 
for this circuit is shown in figure 1.3. The first two stages, which consist of a full-
wave rectifier and a peak detector, produce a positive DC level equal to the maximum 
amplitude of the input signal. The function\of the next stage, refcred to as the Floor-
Setting Circuit, is to keep this level frorn falling below a certain minimum value in 
order to prevent amplification of the background noise in the abscence of a signal. 
The next stage, the Re~iprocal Level Circuit, produces a current, ic, which is inversely 
proportiunaJ to tl1<~ output of tb1~ Floor-Setting Circuit. Finally, the Current-
Controlled Amplifier amplifies t'he input signal with a gain proportional to ic, 
,=··uLL -
'w'A.Vf 
1<£CT1r1ER 
Yt AK i f FL00?.-
. -~ SfTf1NC, D ,-- -t-,'°' -o' I cl :;_I h f'J-11, 1 1.-
-J,_v/1 
-·--·----~----· 
J. t:: vi L 
C: R(.,;tJ Ir 
C, .. - ----'---· 
?),n 
figure 1.3. Functional Block Diagram of the Dynamic Range Cornpressor 
8 
•, 
The circuits used to implement the full-wave rectifier and the peak-detector 
are given in figures 1.4 and 1.5, respectively. The Floor-Setting circuit is shown 10 
figure 1.6 and an experimental plot of its input-output characteristic is shown 10 
figure 1.7. T·he operation of the Reciprocal Level Circuit a·nd the Current-Controlled 
Amplifier are not. immediately obvious and hence will be discuss:ed in the following 
sections. 
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Figure 1.7. Experimental Input-Output Characteristic of the Floor-Sett_ing Circuit 
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3.2 The Reciprocal Level Circuit (RLC) 
The RLC, shown in figure 1.8, generates an output current which is 
proportional to the reciprocal of the input. To achieve this, :the RLC takes advantage 
of the logar~thmic 1-V relationship of the base-emitter junction of transistor. 
From figure 1.8, assuming that the base current of Q3 can. be neglected, we 
can write the following, 
Ve = 2 v - vd (1.1) 
Using subscripts 1, 2· and 3 to represent the parameters of transistors Ql, Q2 and Q3, 
respectively, equation 1.1 can be written as 
Combining the two terms in this expression we have, 
( 1.2) 
From figure 1.8 we have the following, 
. _ . ( qA3_ ) le - ls3 exp k T 3 Ve . 
substituting equation (J.2) in this expression and rearranging we obtain, 
(T 2 ">..3/T 3 tX2} 
ic= 1.3 c::2) ( ( 1.3) 
12 
/ 
\. 
•' 
I 
00 
-'-' 
C1 
-·· 
~12. V 
/OJ/. 1 f< 
~-·\;\; 
gJ., 
·ds 
+1~v 
Ve 
) 
'Q4-
.\] l 1 ic CDl/0(?~ 
[cc.'r~ I 
r 
I 
..>-:12v 
From the result shown above, it can be seen that ie will not be only a function 
of the current id, but also of temperature. Besides the fact that the exponents in 
equation (1.3) are ratios of temperature, the 15 's and the current i are also strorig 
functions. of ternperature. Therefore, in order to approximate a reciproc.al relationship 
between i~ and id, it is necessary to have all three temperatures be equal to each 
other. In addition, we would like the ratio ),3 / .X 1 to be equal to one. 
The best solution is to implement this circuit using a monolithic transistor 
array such as the CA3086, which provides the advantge of close temperature and 
parameter matching. Therefore, assuming that T 1 ==l' 2 =T 3 and letting 1 +6 = .X3 / .X 1 , 
equation (1.3) can be approximately written as 
. _ (Is3 ls1) ·2( l )i+b le - 2 I . 
Is2 . . Id ( 1.4a) 
Letting , :-- (Is3 1;2 ) i2 , this expression can be writ ten as follows-, Is2 . 
. ( 1.)1+b le == 'Y ~· 
ld ( 1.4b) 
Equations (1.4a) and (1.4b) describe the behavior of the RLC. In the section 
1.3.4 it will be shown that the quantity , is a .function. of temperature which means 
that both. parameters in equation (1.4b), 6 and , , will hc,i.ve undesirable effects on the 
behavior of the RLC. In the next section we will" determine how these parameters 
affect the behavior of the. overall circuit. 
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1.3.3 The Current-Con trolled Amplifier ( CCA} 
The circuit used to implement the CCA is shown in figure 1.9. Once the 
transconductance, gm, of the .operational transconductance amplifier (OTA) is known, 
the gain 
+12V 
Figure 1.9. Current-Controlled Ampiifier 
of the compressor, Ac, can be easily found: cornbining the followin_g expression, 
(1.5) 
with v0 = -6i0 R0 (where 6 is the gain of the last st.age) yields, 
( 1.6) 
Thus the gain of the CCA is given by, 
A - Vo - 6 R, C - V: -'- - gm 0 I ( 1. 7) 
Now we are left with the problem of finding gm, We will start by stating a result 
15 
obtained for ·the internal circuitry of the OTA[5], 
. . 
. 12 -- 11. 
Io = . + . le 
. 12 11 ( 1.8) 
In order to obtain the transcoductance, we must look at the input stage of the OT A, 
which is show~ in figure 1.10. 
Throughout this analysis we will assume that the change in voltage across Da 
and Db in the ON state is negligible. And, that even for large changes in vi, the 
voltage variation at the anodes is negligjble. The current iR23 can thus be computed 
as follows, 
. . · . Vee - Von 1R23 == 11 + 12 == R R 
· 24 p.3 + R 
2(R24+Rp3) 23 
(1.9) 
which, assuming v0 n = 0. 7 V, yields iR23 = 0.908 ma. 
Now, since we have assumed that the change across Da and Db 1s negligible, 
which, after rearranging, becomes, 
. . Vj 
•1 = - -R 
24 
(1.10) 
(1.11} 
As can be seen from equation (J.11),. the difference i2 - i1 is a linear function 
of vi. This is true, however, only for the range of values of vi for which both diodes 
are ON; as soon as one of the diodes turns off, equations (1.10) and {1.11) are no 
longer valid. To find the limits we simply set one of the currents in equation (1.11). to 
zero arid the <;>ther equal to iR23 . The limits within which this circuit behaves linearly 
are th us given by: 
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~gure 1.10. Input StagP of the Operational Transconductance 1\mplifier 
( L 12) 
or, replacing in the values, vi = ± 9.08 V. 
Now, plugging equation (Ll~) in equation (l.8} we get, 
• 
·Jc 
Io = - R24 i~23 vi 
Comparing this equation to equation (1.5) \\'.C find that the transconductance is 
. le 
gm = - R24 iR23 
And by plugging this result in equation (1.7) we find that the gain of the CCA 1s 
given by 
or, plugging in all ·known constants, 
(1.13) 
We are now able to obtain an expression for the input-output characteristic of 
17 
the <::ompressor! Plugging equation (1.4h )., from the previous section, in equation 
( 1.13) we get the following, 
( 1 ·)1+6 Ac == (0.66) Ro,. id (1.14) 
Letting Am denote the output of the peak detector ·(i.e, the amplitude of vj), recall 
that id == lK:im and thus Am == id. Therefore, equation (1.14) can be 
written as 
· _ · . ·( 1 )1+6 
.Ac - (0.66) Ro;· Am 
Assuming -that the input is a sin~soidal, We can write vi as Am cos(wt ). 
multiplying both sides of equation (1.15) by vi we have 
vi Ac== (0 .. 66) Ro·,( Alm ) 1+6 Amcos(wt) 
noting that vi Ac is equal to v0 ,. and rearranging we get 
v0 == (0.66) Ro 1 ( Alm )6 ·cos(wt) 
( 1.15) 
Hence, 
(1.16) 
This equation shows that if; is a constant and if 6 (which is equal to >..
3
/>i
1 
-
1} is equal to zero, then the amplitude of the output will be constant regardless of the 
amplitude of the input, which is the. desired behavior. 
The experimental plot of v0 vs. Am, shown 1n figure 1.11, clearly does ·not 
correspond to a flat input-output charac.teristic. In the next section we will show that 
the -quantity I depends on temperature and using this dependence w~ will develop an 
~xpression relating v0 and Am. 
18 
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Figure 1.11. Experimental lnpu t-Outpu t Characteristic of the Dynamic Range Compressor 
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1.3.4 ·Temperature Dependence 
The presence of transistors Q1, Q2 and Q3 in the RLC (see figure 1.8) makes 
.this circuit extremely susceptible to temperature variations. As discussed in section 
1.3.2, however, the use of a monolithic tr_ansistor array can significantly reduce this 
dependence. This is basically due to the fact that the operatio"ns performed by 
t_ransistors Q 1 and Q3 are complementary. As we will see, however, the operation 
p.erformed by ·transistor Q2 is not completely balanced by that of Q3 which leads ·to 
an overall dependence :of the RLC and t-he· compressor on temperature. 
In order to simplify the derivation of an expression for the dependence of the 
compressor on temperature, it is convenient to assume that the temperature variation 
i-s small over the range of interest. This assumption allows us to make two other 
simplifying assumptions, namely, t-hat the thermal voltage, vT, and the base-emitter 
voltage, vbe' can be treated as constants. In this derivation the term 8 will -also be 
neglected for simplicity. Equation (1.4b) th.us becomes, 
( 1.17) 
The starting point in our derivation will be e·quation (1.1), which relates the base-
emitter voltages of Ql, Q2 and Q3, 
Letting the subscript o denote constant values obtained at some sp~cific temperature, 
T 0 , and the symbol!:::. stand for 'change in', the equation above can be written as 
follows 
(1.18) 
To obtain !:::.v we refer to figure 1.8 from which the following relation is obtained, 
i = ·Is exp(12 ;-Ri) (1.19) 
rearranging and taking the log of both ~ides, 
20 
ln(l) = 12 ~ Ri 
· Is vT 
multi plying this expression by vT we get, 
vTln(is) = 12 - Ri 
substituting ion the right hand side by i0 + 6i, we get, 
vT ln(l ) = 12 
. s 
Ri0 - R6i 
( 1.20) 
recog_n1z1ng from equation (1.20) that 12 i0 R = vT lnG:) the equation sh.own 
above can be written as follows., 
v = v0 - R~i 
from where it is immediately evi.dent that 
6v = - R~i (1.21) 
now, substituting this expression in equation (1.18), we obtain the following 
whic;h can be written as, 
or, 
. 2 
Ve = vTln(;;iJ -2 R6i ·(L·22) 
By performing th~ sarrie operations on both sides of equation ( 1.22) we can obtain the 
following equation, 
. 2 
. 
( V c ) (1 ( lo ) 2 R6i) 15 exp vT = Is exp n lsid - vT 
or, 
•e = C()e)(p(- 2 ~i) (1.23) 
Notice that according to equation (1.21) the argument of the exponential iri the 
expre~sion above is equal to 2 b.y/vT. Therefore, if b.v, the change in voltage across 
the base-emitterjunction of Q2, were equal to zero, equation ( 1.:23) wou.Jd become 
. 2 
. Io 
le = -.-
Id 
which represents the desired behavior of the RLC. 
21 
Since our objective is to obtain an expression that describes the dependence of 
the compressor on temperature, we must, at this point, obtain the relation between 
:6i and temperature. We start by differentiating equat.ion (1.19) with respect to 
t.emperature to obtain the following, 
replacing (12 - iR-) by v and rearranging we .get, 
Since we are interested in the behavior near temperature T 0 , we replace 15 by 
150 in this equation. In addition, as equation (1.21)· states, 6i -:-- - 6v/R = -
6v /33, which means that 6i/i0 will be much less than l for a. very wide range of i
0 
's. 
And, as long as this conditiol_l is true, 6i will be approximately proportional to 6I
5 
and the following approximation will be valid: 
L',i = C exp( vv ) ) . T . 6Is 
+. R 150 exp(..Y..):.· ·· VT VT 
since R = 33, and 150 exp( v /vT) is approximately equal to .i, then the 1 in the 
denominator can be neglected and the expression above can be approximately written 
as 
. ·( VT ) 
~1 =. RI ~Is 
. so (1.24} 
Now, ~ccording to G hausi [3], 
. (6T) 150 + 615 = 150 exp T. 
which, for ~T/6 << 1, reduces to approximately, 
substituting this expression in equation (1.24), we obtain the relation. between 6i and 
22 
6.T: 
Now, s~1bstituting this expression in equation (1.23) yields the following, 
. 2 . Ve = (t )exp(- 6}) 
If 6/T'/3 < < 1, this expression can be approximated by, 
ic = Cr)( 1 - 6l)- ( 1.25) 
Equating eq_uations ( 1.25) and ( 1.17), an ... e~press1on relating , and 
temperature can be obtained. The constant "k is introduced in the result to account 
for effect of mismatch~s in 15 , shown in equation (1.4a) but negelcted in the derivation 
of this equation. The expression for I in terms of temperature can thus be written as 
follows, 
k . 2(1 6.T) '= Io . 
_,. T (1.26) 
Ily substituting the value for , in equation (1.16) by that given in equation 
( 1.·26), a more precise description of the inpu-output behavior of the compressor can 
be obtained ( for a sinusoid): 
v0 = (0.66) k Ro i0 2 ( 1 - ~~) ( Alm ) 8 cos( wt) ( 1.27) 
As this e_xpress10n shows, increases in temperature will have the undesired ·effect of 
reducing the output level. 
The behavior described by equation (1.27) is, however, very difficult to verify 
since it requires temperature measurements inside the CA3086 IC. A more useful 
expression would result from deriving v0 as a function of the amplitude of the input 
signal, Am. This expression is more useful since both the output and the variahle Am 
can be measured directly. The derivation of this expression can be made simpler by 
neglecting 6 and rewriting equation { 1.27) for a DC input as follows, 
Yo = (0.66)k Ro i0 2(1 - 63T) 
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( 1.28) 
In order to derive such an expression, it is necessary to obtain some kind of 
link between the change in temperature 6 T and the change in Am·. -Since the 
temperature variation as a function of power is not known inside the IC, we will make 
a simplifying approximation, namely, ,et ting P denote the power disspated inside the 
IC, and assuming that the P vs. T characteristic is a well-behaved monotonic curve, 
then for 6T/T0 small, 6P/6T can be approximated by a constant, cT. Ilenc·e, 
equation ( 1.28) may be written as 
Vo == (0.66) k ~ i0 2( 1 - :f'c~) {1.29) 
In computing the change in power dissipated, changes in vbe' and also changes in 
vce3 , will be considered negligible. The change in power dissipated in transistor Q2 
will also be considered negligible, since, ·from equation ( 1.21 ), Ai == - Av /33. Th us, 
neglecting base currents, we have, 
using equation (1.17), the above equation can be written as, 
u - v.cel 1d - 1do + vce3 :- - -. -Ap _ ( · • ·) ( / /0 ) 
. 
1d 1do (1.30} 
substituting· this expression in equation (1.29), using Am = id, Jetting kc denote the 
quantity {0.66) k Ro and rearranging,. we obtain the folio.wing,. 
The behavior described by equation (1.31) qualitatively agrees with that 
shown in figure 1.11. From equations (1.29) and (1.30) we see that the rolloff 
observed at high and low values of Am ( or id) is due to the rise in temperature <;'aused 
by ~n increase in the currents flowing through Ql and Q3, res·pectively._ 
If the amplitude of the ·input signal, however, is sufficiently regular, then the 
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proble1ns associat~d w_ith temperature variations can be avoided by making use of a 
circuit that ca,n provide the appropriate gain. In the· following section a circuit 
capable of doing this for a wide range of input signals will be discuss~d. 
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1.4 Variable Gain Amplifier 
Sine~ it is sometimes dtsirable to preserve the dynamic range of the input 
signal, the user is provided with the option of setting the gain of the input .circuit. In 
order to achieve this, it ·is necessary to have the CCA (Current-Controlled Amplifier, 
discussed in section 1.3.3) respond to a binary word. This can be readily achieved by 
using· a digital to analog converter, as shown in figu,re 1.12. T·he reason the MSB is 
not used is because a bit is needed to turn on th~ analog switch and ground the 
output of the compressor (see figure 1.8). 
Now, from figure 1.12 we have. that Icmin 1s appro~imately 2- 8(lo) == .4 µa 
while icmax is approximately .s(/0) == .05 ma. Denoting the gain of the input stage 
as G; and using equatio·n (1.13.) the total gain of the circuit can be expressed as 
Since Ro can be made very smaH, the upper bound on the size of the input signal is 
determined by the range of operation 9( the devices used. In this case this limit is set 
by the op amps at about lOV. Since all input signals will b~ amplified b.y at least a 
fact9r of 83 (by the high gain stage of the input amplifier), then the input signal 
cannot be larger than 0.12V. The smallest input signal, on the other hand, is found 
by using the largest gain, AT, that will generate an out_put value equal to the 
maximum input of the Analog-to-Digital Converter, which is 3V. This yields a 
min'imum input of 2 m V. 
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u D 
Figure 1.1'.:t \'aria.ble Gain Amplifier 
27 
2. Acquisition 
2.1 Overview 
The .functional block diagram for the Acquisition Stage is shown ill figure 2.1. 
The c;utoff frequency of the ·switch-capacitor low pass filter is determined by the 
output of the LPF clock generator. The -contrql signals to the a~1alog::.to-digital 
converter are generated by t.he. ADC Control Circuit, which is controlled by the user 
via the Start/Stop port (see· figure A. l ). 
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Figure 2.1. Functi"onal Block ·oiagrarn of the Acquisition Stage 
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2.2 Low Pass (Anti-aliasing) Filter 
The low pass filter is implemented by cascading two National Semiconductor 
MF5-CN.50 Switch-Capacitor Filters. The MF6-CN50 is a 5th order butterworth filter 
with a cutoff frequency of fco = io, whe·re fc "is the clock frequency. 
In order to avoid aliasing, it is necessary to limit the magnitude of the first 
repetition ·Of the spectrum, produced by sampling, to sub-noise levels in the range of 
frequencies. of the original spectrum. Assuming that the quantization error 1s 
uniformly distributed over the range -Xmax/28 < e < Xmax/2 8 , where B is the 
number of hits in "the quantized word, and that Xmax = 4 (J"x, then the Signal-to-
N oise Ratio (SN R) is given by [2] 
SNR( dB) == 5.02 B - 7.27 
This yields for a 14-bit word an SNR of 77 dB. 
Now, the square of the .magnitude response of a 5th order butterworth low 
pass filter is as follows, 
Using this equation we find that for a cutoff frequency of 8 KHz, the magnitude wi11 
have dropped by -78 dB at 17 KHz. This means that in order for the magnitude to 
drop below sub-noise levels, a 9 KH·z transition band must be allowed (see figure 2.2). 
Therefore, to obtain the smallest sampling rate for which the criteria stated above is 
satisfied, 9 KHz must be added to the Nyquist limit, which yields f
5
=25 KHz. 
The clock fot the low-pass filter~ is derived from an 0SC~8 8 MHz clock 
circuit. The frequency division is achieved by first using the 74162 decade c;:ounter to 
produce an asymmetric 800 KHz signal. This signal is then fed to an edge:..triggereq 
toggle flip-flop to produce a symmetric 400 KH·z signal. A di_agram showing the 
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relevant connections is given in figure 16. 
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2.3 Quantization 
The quantization of the inp.ut signal is performed using the Analog Devices 
AD7871 Analog-to-Digital converter. The operation of this successive approximation 
device is as follows: a hi.gh'-to-low transition at the Convst (Conversion Start) input 
puts the device in its HOLD mode while a low-to:-high transition starts conversion. 
The clock for AD7871 is generated by the control circuit shown in figure 2.4. The 
main component in this circuit is a 555 timer/counter which ·puts out a 25 KHz 
asymmetrical square Wave with a low interval of about 2.5µs. This signal is fed to 
the Convst inp·ut of the A.07871 to produce a 25KHz sampling rate. 
In order to have control over the begining and. the end of collection, the reset 
pin of the 555 timer is connected to the outpu·t of a toggle flip-flop. The flip-flop is 
toggled by an OUT to port Start/Stop (see figure Al). T_he initial condition is set by 
having the RESET line connected to the asynchronous reset of the flip-flop. 
The overhead for the. acquisition procedure is contained in the C routine 
ACQUIS.C (kept on file at the CSEE department). The program starts by setting 
the test variable TEST to zero and obtaining the gain for the input amplifier. It then 
waits for the us.er to hit RETURN to cont.inue on. Once this is done, the program 
calls the INSTLSTP routine which loads the interrupt vector lB, which originally 
contained the address of the BREAK .interrupt routine, with the adqress of the 
STOPD interrupt function, and disables the clock. The program then makes a near 
call to the assembly routine INDAT which collects the data from the ADC. This 
routine returns the starting address of the. data in the host's RAM. Finally, 
ACQUIS.C reinstalls the original address in interrupt vector lB, enables the clock and 
stores the data in a file. 
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Figure 2.4. ADC Control Circuit 
The actual collection of the q uan tizecl data is performed by the assembly 
ruuti1w I:-1 DAT-, which is li11kPd tug1·t.ltcr with ACQUIS.C to furrn ,u1 cx1.·ct1tabk file 
called QUANTIZE.EXE. The INDAT routine, which is also kept by. the CSEE 
department, starts by setting the starting address of the dat_a at 10800 h (64kt) from 
the start of the data segment. It then stores it In a global variable called SDSEG. 
Next, the routine sends the gain value, which 1s contained in the global variable 
GAIN, to the appropriate port. After initializing the register, INDAT produces an 
0 UT to the appropriate port to start the clock for the A DC. 
The routine then enters a loop in which it polls a port on the Acquisition/DSP 
board for the int signal from the ADC. If this value is zero, the A DC is read; if not, 
the global variable TEST is examined. If this variable ·contains zero the program 
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incre1nents the address pointer and then goes back to polling the· ADC. If TEST does 
not contain zero then the loop ends and the routine transfers control back to the ACQUIS.C routine returning the last address written. 
The only way in which the value contained .in TEST can be changed is by 
calling the STOPD ·routine in ACQUIS.C. And the only way to do this is through a keyboard ·BREAK, since the address of STOPD was. stored in .the interrupt vector for BREAK before IN.DAT was called. 
The signals obtained in this stage can be processed using the routines described in the next chapter. The next chapter describes a number of basic DSP 
algortihms implemented using a DSP32 digital processing chip. 
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3. Signal Processing 
3.1 1024-point FFT/IFFT Routine 
In order to compute the FFT and IFFT with a high degree of efficiency, it is 
convenient to choose the size of the transform, N, to be a power of two (i.e, N == 25 ). 
For such sizes there are two highly efficient algorithms that dramatically reduce the 
total number of additions and multiplications by decomposing the time or frequency 
domain sequences in to increasingly smaller subsequences. If the method of 
<lecon1position is such that the result is always a pair of sequences of equal length, 
then it is evident that the highest degree of decompositi"on, ·and th us efficiency, is 
attainable only for sequences for wh.ich N is a power of two. 
These algorithms are called Decimation-in-Time and Decimation-in-Frequency 
FFT algorithms and for their implemnetation N was chosen to be 1024. This number 
is a good compromise between memory storage and speed on one side versus size and 
resolution on the other. For a samp}jng rate of 25 KHz -the. resolution is 24.4 Hz, 
which is sign-ificantly smalller th~n the average pitch frequency ( or in this case the 
fundamental) for males «;1.t about 120 Hz. Also, at this rate the largest time interval 
for which a transform can be obtained· is 4lms, which truns out to be rather 
appropriate when we consider that for normal speech the vocal tract articulators 
seldom remain fixed for more than 40 ms. 
What follows is a brief description of the algorithms mentioned above along· 
with an outline of the code used to implement· them. For reference the OFT and 
IDFT equations are shown below, 
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N-1 
X(k) = L x(n)WNkn ; k ·==o, 1, ... , N-1 
n=O 
and, 
N-1 . 
x(n) ·_ i L X(k)WN:-kn ; n == 0, 1, ... , N-1 
k==O 
where W N = exp( -.j 2 1r /N ). 
The Decimation-in.-Frequ_ency FFT algorithm, as derived by Oppenheim and 
Schaffer [1], is obtained by dividing the output sequence into smaller and smaller 
intervals. First, however, the summation is rewritten as follows, 
N/2-1 
X{k) = L {x(n) + (-l)kx(n + ~ )}wNkn 
n=O 
then the frequency components, k's, are divided into even and odd parts to yield: 
N/2-1 
X(2r) == L {x(n) + x( n + ~ )}wN/2rn 
n-0 
and, 
N/2'"1 
X(2r+1) - L {x(n) - x( n. + ~ )} WN"WN/2 rn 
n=O . 
Each of these equations corresponds to an ~-point OFT. And for each the procedure 
can be repeated until 2-point DFT's are obtained. 
In order to -generate a code to implement this algorithm, a P?,ir of facts about 
it should be noted. First, the distance between the points added and subtracted, 
which we will call butterfly spread ( see figure 3.1}, is always half the size of the 
transform being considered. Hence, it is originally N /2; then for the N/2-point DFT's, 
it becoqies N /4, and so on. 
The other fact to be noted is that since each split into odd and even points 
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produces two butterfly sequences, which we define as a set of adjacent butterflies (see 
fig.ure 3.2), then the number of butterfly .seque~ces will start at one and will double as 
we move from one stage to the next .. 
The Decimation-in-·Time FFT algorithm, on the other hand, is obtained by 
dividing· the ·input sequence into inc'reasingly smaller intervals. The split is performed 
along even and odd lines and the result is shown below[! J, 
N/2-1 N/2-1 
X(k) == L x(2 r) WN/2 kr + wNk L x(2r+l) W N/2 kr 
r-0 r=O 
(3.1) 
Each of the summations in this equation corresponds to an N/2-point OFT. 
Repeating this procedure Log2 N times yields 2-point DFT's, as shown below, 
(3.2) 
where W N/2 kr has become W 1 L(O) = 1, and the .su bscrip·t of r denotes the stage in the 
algorithm (e.g, r0 =n and r10 ==k). Hence, from equation (3.1) the points in the next 
stage are given by 
1 1 
X(r2) ~· L X(2r1}W2r2r1+ W4r2L X(2r1+l)W2r2r1 
r1 ....:..0 r1 ==0 
(3.3) 
Looking at equation (3.3) we see that the butterfly spread is originally one, 
and consequently the number of butterfly sequences starts at N /2. As we move to 
the next stage, equation (3.3) tells us, the butterfly spread increases by a factor of 
two, since r 1 is now being multiplied by two. By extension, it. is evident that the 
butterfly spread doubles as we move from one stage to the next while the number of 
butterfly sequences is reduced by half. 
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figure 3.2. Butterfly Sequence 
When this algorithm is implemented usrng physical 1nen1ory, the repeated 
division of the output sequence into even and odd parts causes the address words of 
the input to be in bit-reversed order. In other words, it causes an input point which 
mathematically corresponds to point number (in binary) b0 b1 ... b9 in the sequence, 
to be stored in location b9 b8 ... b0 in memory. This phenomenon can be explained 
from the fact that the division along eve1_1 and odd lines bases the oider on the value 
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of the LSB as opposed to the value of the MSB as in any normal monotonic sequence 
of adjacent numbers. The same is true for the Decimation-in,.Frequency Algorithm, 
except that in this case the outpu.t sequence address words are the ones which c1:ppear 
in bit-reversed order. 
Since l?oth algorithms can be used to implement the IFFT by ·simply replacing 
W Nr with W N-r and scaling the results of each stage by 1/2 ["I], then the need for 
reordering can be avoided in certain cases by using the Decimation-in-Frequency 
algorithm to ·implement the FFT and the Decimation-in-Time algorithm for the 
IFFT. There- is considerable symmetry between the two algorithms which makes 
their implementation within a single code structure quite convenient as shown 1n 
figure 3.3. The actual rode used by the DSP32 is kept by the CSEE department. 
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figure 3.3. Flowchart for the FFT/IFFT Algorithm 
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3.2 Hamming and Hanning Windowing 
In any practical DF'r implementation only a finite portion of the input 
sequence can be observed. The actual input, however, can be thought of as the 
.product of an infinite sequence and a finite length wi.ndow. The resulting ~pectrum 
will thus be given by the convolution of the ideal spectrum with the transform of t'he 
window. 
The Fourier Transform of a rectangular window, for instance, is given by 
sin wt/2 
wt/2 · The convolution of a given frequency response with such a spectrum will 
result in a 'smeared' version of the original frequency response. Notice, however, that 
as the transform of the window approaches a delta function, the actual frequency 
response will approach the ideal one. Therefore for a given transform size, the best 
window is that which has the narrowest transform. As it turns out, however, w.hen 
looking at the transforms of the \\.:indows·, we are faced with a trade-off betweenthe 
width of the main lobe and the amplitude of the largest side lobe. Hence the choice of 
window will depend on the application at hand. 
For this reason, we have included Hanning and Hamming windowing routines, 
which are commonly used in speech processing. These routines, which 'implement the 
fol.lowing functions: 
{ 1 cos( 2 N n) ;O<n<N-1 whann(n) = 
0 ; other~ise 
and, 
{ 1 -0~84cos( 2 N n ) ·O<n<N-1 ' - -whammCn) = 
0 ; otherwise 
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get -the values for cqs(21r n/N) from the real part of the look-up table containing the 
W Nr values used in the computation of the 1024-point FFT /IFFT. 
3.3 Autocorrelation 
The autocorrelation estimate is computed using the following [1], 
N-lml-1 
Cxx(rn) == i L x(n) x(n+m) 
n=O ' 
0 < m < M-1 (3.4) 
This expression can be. thoguht of as a non-circular convolution of x(n) and x( -n). 
Notice, however, that the following expression 
L-1 
Cxx{m) = i L xL(n)xL(n+m) 
·n=O 
, 0 < m < M-1 (3.5) 
where the first N points of xl(n) are identical to those of x(n) and the rest (L - N) 
are zero, will be identical to the expression in equation (36 ) if L >: N + M - 1. 
Equation (3.5) corresponds to a circular convolution of xl(n) and xL(-n), or, 
equivalently, the inverse D.FT of XL'(k)XL *(k) = I XL(k) j2 . Therefore, as long as 
the number· of zeroes ( L ~ N ) at the end of the input sequence is greater than or 
equal to the lag, m, of the· last point in the autocorrelation sequence ( M-1 ), the 
autocorrelation estimate can be: obtained by taking the DFT of xl ( n.) and then taking 
Note that our implementation of the DFT will yield XL (k) in bi.t-reversed 
order. Since squaring the I XL (k) I terms can be done in-place, that is, placing the 
result in the same location as the input point, then our implementation of the IOFT 
will yield the autocorrelation sequence in the proper order, thus avoiding the need to 
make use of the reordering routine. 
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3.4 Filtering 
Filtering in the. time domain is accomplished by linearly convolving the input 
sequence with the unit sample response of the filter. If the input sequence, however, 
is larger than the window, it -must be divided into subsequences, filtered separate.ly 
and put back together in an appropriate manner. 
A convenient way to accomplish this is .t.hrough a procedure referred to as 
overlap-save method, described "in detail by Oppenheim and Schafer(!]. This method 
takes advantage of the fact that the circular convolution of a sequence of length N 
with a sequence of length M for a· window of size N produces a sequence in which the 
last N - M + 1 points correspond to the first points of a linear convolution. 
Therefore, sequences of length greater than N can be filtered by splitting the input 
sequence into sections of length N overlapped by M - l points, and discarding the 
first M - 1 points of each circular convolution. This procedure can be implemented 
using the 1024-point FFT routine since taking the· DFT of two ·sequences, multiplying 
the results and takirig the inverse OFT corresponds to performing the circular 
convolution of the original sequences. 
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3.5 OFT Routine for Sequences Having an Even Number of Points {Even-N OFT) 
3.5; 1 Algorithm 
Sometimes we are interested in obtaining the DFT, or more precisely the 
Discrete Fourier Series (DFS), of a periodic sequence. Speech, for instance, at times 
behaves like a quasi-periodic signal for a short interval of ti'me. During this time the 
vocal tract, which is essentially a time varying filter, remains quasi-stationary. If we 
wish to find the characteristics of the vocal tract filter at this pa"rticular instance, 
assun1ing the input is known, it is convenient to view the vocal tract as a time-
invariant filter. In order to do so, we .must avoid including portions outside the quasi-
periodic interval ·as well as abrupt transitions in- the input sequence when computing 
the· OFT. The easiest -way to accomplish this is by extending the quasi-periodic 
portion out to infinity and then obtaini.ng the Fourier Series coefficient. Because of 
the assumed periodicity inherent of DFT (or DFS) calculations, this can be achieved 
simply by computing the DFT of an integer numb.er of periods of the quasi-periodic 
portion of"interest. 
The ~implest way to have an integer number of periods -of a sequence as input 
1s to use a variable size window. It is for this purpose that a DFT routine which 
.takes as input any even ·number of points up to 1024 has been included. 
For a composite number, that is, a number that c~n be expressed as a product 
of two integers, p and q, the DFT can be computed using the following equation, [l] 
p-1 q-_1 
X(k)=LWN1~ Lx(pr + l}WNprk 
l=·o r=O 
For n even, q can be made equal to 2. Hence, we have, 
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p-1 
X(k)== L W Nik{ x(l) + x("p+I)W Npk} 
1==0 
. .· . 
. k(N/2) j1rk k . Finally, srnce p== N /2 and W N · == e == (-1) , it follows that 
N /2-1 . 
X(k)= ,; W Nik{ x(l). + (-1 / x(I+ N /2)} k == 0, 1, ... , N-1 (3.6) 
Now, writing equ·ation (3.6) in a more explicit form: 
N/2-1 { } X(k) = ,; Re(WN1k) Re( x(l)) + (-1/ Re( x(l+N/2)) + 
Im( W Nik) { Im( x(l)) + (-1 / Im(x(l+N /2)) }+ 
j ( Re( W Nik) {1m(x(l)) + (-1 / Im( x(J+N /2)) }+ 
Im( W Nik) { Re( x(l)) + (-1/ Re( x(l+N/2))}) 
we can see that for each k, the number of add}tions required is (6~ - 2) or (3N -
2); while the number of multiplications is 4-~ or 2N. If we consider only real input 
se.quences, which is the case we have implemented, these numbers reduce to (2 N - 2) 
additions and N multiplications. Since the total number of frequency points, k, is N, 
the total number of additions is (2 N~ ·- 2 N) while the total number of 
multiplications is N2 . This constitutes a reduction of a factor of two in the number of 
additions and a factor of four· in the number of multiplications when compared to the 
direct implemntation. 
This reduction is quite modest, however, when compared to that achieved 
through the use of the Decimation-in-Time and Decimation-in-Frequency FFT 
algorithms, which require 2 N Log2 N additions and 2 N Log2 N multiplications [l]. 
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Clearly, in applications in which speed is a concern. or in which the D FT must be 
computed several times, the Decimation-in-Time/ Frequency FFT algorithms should 
be employed, reserving the Even-N OFT routine for applicati9ns in which the OFT of 
a periodic sequence is an end in itself. 
Although implementation of equation (3.6) seems to be a rather straight 
forward task, there is one aspect that deserves special attention: using a variable size 
OFT makes "it impractical to use a look-up table for the WNlk coefficients. To get 
around this problem one could at.tempt to get the coefficients for the ~-point. OFT 
frorn those used for ·the N-point OFT since WN/Alk == WNlkA However, this would 
only work for integer values of A. Therefore, in order to implement a OFT for any 
even n um her of points, it is necessary to have the DFT routine itself generate the 
coefficients each time the routine -is called. In the next section an efficient method to 
accomplish this will be described. 
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3.5.2 ·Generation of the D FT coefficients 
'The real and .imaginary parts of the DFT coefficients are cos(21rn/N) and 
sin(21rn/N), respectively. Since the DSP32 does not contain built-in trigonometric 
functions, an alternative way of generating these coefficients must be found. For this 
particular system configutation, there are three straight-forward ways in which this 
tan be accomplished. ·The first way is to use the Taylor expansio~ series for the sine 
and cosine functions to allow t.he DSP32 to generate the coefficients. The second is to 
have the host computer generate the coefficients _and then transfer them to the DSP32 
using the chip~s DMA capabiliti~s. And the third is to vse cos(21r/N) and sin(21r/N) 
as gener_a.ting facto"rs fo.r the rest of the coefficients. 
Th·e third option listed above is by far the most efficient since it requires the 
smallest number of additions and m ultiplicatio.ns. In particular, it consists of using 
the host computer to calculate the values for cos(2 1r/N) and sin(21r /N). These values 
are then written into the external memory of the DSP3.2 using the chip's DMA 
capabilities. The DSP32, which is. much faster than the host PC, then generates the 
rest of the coefficients taking advantage of the fact that, 
( j21r(n-l)/N) ( j27t /N) j21rn/N e · . e = e 
( cos(2N (n-1)) + j sin(2N (n-1)) )(cos(2N,r) + j sin(2N) ) c- cos(2N,r n) + j sin(2Nn) 
Hence, starting with ( cos(2ir /N) + j sin(2ir /N) ), which will referred to as the 
generating facto~, and multiplying by this same quantity N-1 times, storing the re.suit 
of each multiplication, a table of W N n can be obtained for any integer N. Actually, 
the table needs only contain the first N /2 values since N is exactly divisible by t~o 
and th us the rest of the values can be obtained using the symmetry properties of 
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sinusoidal functions. 
Nevertheless, t"his method creates a new problem. Due to the fact that in any 
real implementation we _are faced with finite-length registers, there will be two sources 
of error, namely, quantization of the generating factor and roundoff. The 
quantization of the generating factor introduces an error given by the difference 
b~tween the actual value of this factor ~nd the value contained in the finite-length 
register and can be expected to cause the output error to increase with N. Rou.ndoff, 
on the other hand, causes the result of additions and multiplications to diff~r slightly 
from their real values and its consequences are to be determined. In the next section 
the effects produced by these two sonrces of error will he anal"yzed 1n order to 
determine whether the method described here is indeed acceptable. 
47 
3.5.3 Error Analysis in the Generation of the DFT Coefficients 
In order to determine how much error is acceptable in this system, we must 
look at the architecture of the DSP32. The DSP32 accumulators have 32-bit 
mantissas as opposed to the 24- bit mantissas of the memory locations in which the 
results are to be finally stored. This means that ·if the maximum r.elative error 
obtained using only accumulators turns out to be less than 2-25 , we can carry out the 
entire calculation with less than ·half of an LSB uncertainty in our final result. 
In the following analysis we will obtain an expression for the dependence of the 
error on n, the number of coefficients. Such an expression will allows to determine 
whether or not, or to what degree, the condition stated above is satisfied. 
We start by writing the real part of point n+l, A'n+l' in terms of the real 
and imaginary parts of point n, given by A'n and B'n, respectively,. and the constant 
multiplying .factors, a'-:-- cos( 2N1r ) and b'== sin( 2N ) 
A' = a' A' - b' B' n+l - n n 
Letting A' . A+ V, .B' = B + u, a'~ a+ Cc and b' -~ b + es, where A, B, a and 
b are ideal values and V, U, ec and es are absolute errors, we have 
(3.7) 
When carrying out floating.,point Qperations we are faced with errors due to both, 
addition and. multiplication. Therefore, denoting the relative error due to addition as 
ca and those due to the two multiplications as cc and cs, equation (3. 7) can be more 
precisely written as 
expanding, neglecting second .. order· error terms, 
48 
but since An+l = a An - b Br_i, we see that 
Vn+l = a V n - b Un + G(n+l) (3.8) 
procedure·. the ~n expression for Un+ 1 can. be· obtained, 
(3.9) 
From equations (3.8) and (3.9) we can write the following p_air of equations, 
(3.10) 
and, 
U2 = b V 1 + a.U 1 + H( 2) (3.11) 
Again, using equations (3.8) and (3.9) we can find V and U in terms of V 
1 
and U 
1 
for 
any value of n. These expressions are given below: 
Vn = V 1 Fe(n-1) + U 1 F0 (n-l) + G{2}Fe(n-2) + H(2) F0 (n~2) + G(3) Fe(n-3) + 
H(3) F 0 (n-3) + ... + G(O) Fe(n) + H(O) F 0 (n) (3.12) 
and, 
Un= U1 Fe(n-l) - V 1 F0 (n-l) + H(2)Fe(n-2)- G(2)F0 (n-2) + 11(3)Fe(n-3)-
G(3)F0 (n-3) + ... + H(O)Fe(n)-'- G.(O)F0 (n) (3.13) 
where 
(3.14} 
and 
' 
(3.15) 
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The proof is given at the end of the section. 
Equations (3.14) and (3.15) can ·be expressed 1n closed form as the sum and 
difference of binonial expansion polinomials. Consider the following, 
c1+p)"+(1-p)"== 2L (k)(p)k 
k even 
Letting p == j b/a, multiplying both sides by a", and rearranging we see that 
rn+11 ( ) n. ( )" 2 
a" i+p ; 
1
~p. -,- L ( lk )can-2k b2k)(j)2k 
k==O 
where the upper limit in the summation was obtained using the fact that for an nth 
order e:xpansion the num.ber of binomial coefficients is n+ 1. And that if n + 1 is an 
odd num·ber then there will be one more even k term than the number of odd k terms. 
Comparing this equation to equation (3_.14) it is immediately seen that 
F ( ) _ n (l+p )"+(1-:-p )" e n - a . 2 (3.16) 
Now consider the following equation, 
(1-p )"-(1+p )" = ~ 2 L ( k }(p.)k 
k odd 
Ag_ain, -letting p = j b/a , multiplying both sides by a", and rearranging we have 
n ( 1-p) n + ( 1 + p) n 
a j2 . 
where the upper limit of the summation was obtained using the same argument as 
before. Comparing this to equation (3.15) it immediately follows that 
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F ·( ) _ n (1-p)"-(l+p)" on - a . . j2 (3.17) 
E.quations (3.16) and (3.17) can be expressed in magnitude and angle form, keeping in 
mind that p=j b/a, as 
Fe(n) = a"( ~l+(b/a) 2 )"cos(n tan-· 1(b/a)} 
and 
F 0 (n) = -a"O l+(b/a)2 )" sin(n tan- 1(b/a)) 
rearranging, we have 
and 
Finally, recalling that b sin(2N7f") and a = cos(2N7f" ), these equations can be written 
as follows, 
F e(n) = cos( 2 N n ) (3.18} 
and 
F0 (n) = - sin( 2·Nn ) (3.19) 
Now, equation (3.12) can be written in a more useful form by expressing the 
sum of the G( n) and H ( n) ~s two different summations, one for the deterministic 
terms and the other for terms containing white noise sources as factors. Note that An 
and Bn are both sinusoids with period N and thus they will have the same yariance 
( or rms value) over a full period. Therefore, since ec, the absolute error in 
a=cos(21r /N), will be much greater· than e5 , the absolute error in h=sin(21r /N), 
equation (3.12) can be approximately written as, 
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n-2 
V ~=ecF e(n-l)+e5 F 0 (n-l)+ecL (An-m-l Fe(m)+Bn-m-l F o(m))+ 
m=O 
n-2 L ( fCn-m-'l aAn-m-iF e(m)+fsn-m-l a Bn-m-l F 0 (m)-fsn-m-l b Bn:-m-l F e(m)+ m=O 
(3.20) . 
where we have replaced V 1 and ·u 1 by the error in cos(21r~/N) and sin(21rn/N) for 
n=l, which correspond to ec and e5 , respectively. 
The first sumrnation term in equation {3.29), which is due to the quantization 
error, -can be easily summed up by taking advantage of the following 
An-m-l Fe(m )+ Bn-m-l F 0 ( m) = cos(21rm/N)cos(21r( n'"m--1 )/N) 
- sin(21rm/ N )sin( 21r( n-m-1) /:N) 
or, 
Substituting the summand in the first summation term in equation (3.20) by the term 
on the right hand side of the equation above, we get the following, 
1r n- . . . 1r n-n-2 ( 2 ·( 1) ) ( 2· ( 1) ) e\L O cos N . = ec(n-l)cos N 
U s·ing this equation and neglecting the first two terms on the right hand side of 
equation (3.20), which are at best on the order of the quantization error, the latter 
can be written as follows, 
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(3.21) 
In order to c;arry out the summation in: equation (3.21), th·e undeterministic white 
noise sources must be replaced· with more predictable quantities. We accomplish ·this 
by calculating the variance of both sides. of the equation. In doing so, we note that all 
terms on t·he right hand side are uncorrelated since all but one contain white noise 
sources as factors. All of these white noise sources have: the same amplitude, a:nd will 
th us be assume:d to have the same variance, a 2 n·. In addition, we will assume .that all 
terms have zero mean. Th.erefore, ~he variance of V is given by the following, 
n-2 
0'
2
v == ec
2 E[(n-1) 2cos2(21r(n-l)/N)] + E 0'2 n(Fe 2(m)E(An-m 2] + F 0 2(m)E[Bn-m 2] + 
m=O 
a
2 F e 2 (m)E[An,.m-i 2J+a2F O 2(m)E[Bn-m-i 2]+b2F e2 (m)E(Bn-m'-l 2]+ 
Recalling that Ax == cos(21rx/N) and Bx = sin(21rx/N), and using the fact that 
E[sin 2 B] == E[cos~O] == !, we get the following, 
n-2 
u2 v== ec 2 E((n-1) 2cos2(21r(n-l)/N)]+ L. !u2 n(Fe2(m)[l+a2 +b2)+F0 2(~)[ l+a.2 +b2J) 
m=O 
And 
' 
. 
since a-cos(21r /N), b=sin(21r /N), F e(m)=cos(21rm/N) and 
F 0 (m)==-,sin(21rm/N), this equation can be expressed as 
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2 2 2 2(· 21r( n-1 ))- - - 2 
u v = ec E [.( n"" 1 ) cos · _ N ] + ( n -1 ) u n (3.22) 
-Now, using the identity cos20 
follows, 
(l+cos2B)/2, equation (3.22) can be written as 
2 21 2 ·2 (- 21r(n-l)) 2 
u v == ec 2 E [ ( n -1 ) + ( n -1 ) cos N J + ( n -1) u n 
The calculation of the expected value in the equation above. can be greatly simplified 
by assuming that (n-1) 2 and cos(21r(n-l)/N) are virtual.ly uncorrelated. This 
.assumption allows to write the following, 
2 2 1 - [( - ) 2] - ( ) 2 u v = ec 2 E n-1 + _ n-1 u n 
or, 
n 
2 2 1 " (k )2 u v == ec 2 n ~ -1 -
k=O 
which can be expressed in closed form as 
2 _ 2 {(n+l)(2n+l) 1 _ n2}- ( l) 2 
u v - ec 12 -- + 2 n - + n - - u n 
with the standard deviation of the error hence given by 
_ ( _ 2· {(n+1)(2n+l} + l - n2} + ( -l_) 2 )1/2 u v _,.. ec 12 2 n - - - n u n (3.23) 
·Equation (3.23) is. plotted in figure 3.4 along with an experimental plot of the 
. . 
standard deviation of the error obtained using u = ~ ~x2/N (this and other 
experimental error plots were obtained through a computer simulation of the proces~ 
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used by the DSP32 to generate the DFT coefficients called CERROR.C which is kept 
by the CSEE department). The value of ec was obtained by subtra_cting the 
truncated value of cos(21r/N). from the original double precision value, while a 2 n, the 
2-2b 
variance ·of the roundoff error, was obtained using -
3
- [I], where b is the 11 um her of 
bits in the mantissa. 
Looking at equation (3.23) one can see that smce both ec and an arc on the 
order of half of an LSB, at sufficiently large values of n the term (11-l)a 2n becomes 
negligible. Therefore, sin-ce the roundoff errbr at each point is bounded to witliln half 
of an LSB, we can assume that the roundoff error itself is negligible for these values of 
n. 
Hence, neglecting the quantities containing roundoff error terms, equation 
(3.21) can be approxirnately written in a comp-lctcly deterministic forrn as fullu\vs, 
5.rJ'3E-~~9 
1d~eE-ee9 
2 . r3r3E- r3r39 
1. eeE-ee9 
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<+ 
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ei I 0€1 
Figure 3.4. Theoretical and experimental plots of the standard deviation of the error 
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(
21r (n-1)) Yn = cc(n-l)cos N · 
Equation (3 .. 24) is pl.otted in fig~re 3.5 along with the experimental poi11t.s. If only 
the first one hundred po.ints are considered, however., it ·is easy to verify tl1e JH<:se11rc 
of the roundoff error, as shown in figure 3.6, 
A .more useful expression, however, can be obta,ined by divi~ling. both sides by 
the ideal value, An= cos(27rn/N). The result of such an operation c,tn IH_' 1dc:ntif1cd 
as the relative ~rror, which will be dcnott·cl as Vltn. lle11cc, the exprt':<-;i(>Jl fur t lil· 
relative error in term:; of n can be \vrittc11 as 
\ IR _ ( )cos(2;r(11-l)/N) 
· n - Cc 11- l 
co::;(2;rn/ N) ( ') ·)-) ,) . _;) 
By divicli~1g the experimental points for the absolute error obtained previuu:-;ly by tire 
double-precision value of cos(2;rn/N), the experimental points for the rclati·ve error 
can be readily obtained. 
6,62E-e121 I 
2.eeE-ees-+-_......~~,._,..~T""T"",-i-r""T"T"'T...,...,...-r-r,r-r-r"T""T""i-r-r'T""T"'"n-T-r-i 
e.ee 
Figure 3.5. Theoretical and Experimental Plots of the Absolu tc Error 
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The plot of equation (3.25) along with the experimental points arc given Ill 
figure :3.7. The spiles seen on this plot correspond to those values of 11 for which 
cos(21r(n-l)/N) an<l cos(21rn/N) go to zero, For the actual values for wliicli the 
cocffici(~Ilt, cos(21r11/N), is zero, ·the relative error is undefined and tlius so111c utl1cr 
criteria must be used. 
Consider for instance the case in which N = 1000, which is close to the 
n1ax1n111m value for our particular implementation. For this case, tlie qua11tizat.ion 
error, ec, was found to be 5.28e:-12. Using equation (3.25) we find the rPlative C'rror 
at II = / •1 9 
1 
a p O j II t adj a CC II t t O a p Ole 1 t O be I . QC- 9 cl 11 cl at 11 := 1 () () l) t U iJ <' ;) . 'l <' - ~) . 
Both of these valtlC's are less than :( 25 and frorn tlie shape of the ctH\'l' 111 figmT :3., 
th is Ca 11 b C e X p e Ct Cd t () be th C Case fur a 11 \' a 1 u es C X CC pt th Os e for \\' li i CI I Cu s ( '2 -;r II / N ) Is 
zero. 
1. E.8E-018 
1 , 00E - el 1 0 
"' 
/ 
/++IIHltlf+-
1 
-
~ .• ·eieE + e,e,e, ~__....----~ .............. ~--...,.._.,-------........... --e, • e,e 20. e,e, .a;ei • 00 6et • 00 se. ee 1 eiei. ee 1 20 • 00 
Figure 3.6. Theoretical and Experimental Plots of the Absolute Error for Srnall 11. 
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For the values of n that make cos(21rn/N), The half of an LSl3 criteria may 
still be used if the value at the pole and the one next to it are considered to have the 
same floating-point exponent. That is, if we view the value at the pole as a sort of 
fixed-point number in relation to the value of the point adjacent to it. llc·11ce, if the 
division o'f the value at the pole by the value of the point next to it yields less tl1an 
2- 25 then the value of the coefficient at the pole can be considered accf'pt.able (i.e, 
close enough to zero) in the context of the discussion above. 
The value of the coefficient at the pole is simply the absolute error. Tlwn'..furc, 
usrng equation (3.24) we find that the value of the tocfficiC'11t at 11=7:>0 is -:2.:w-11. 
The value of the coefficient at 11==74D is approxirnately cos(:2;r(7·lU)/ 1000) = -li.J1<>. 
T h e d i v is ion of t h e v a I u e at t h c po le by t h c v a I u e of t h e poi II t II ex t to i t. y i e I d s -k- 9 
}. . l . l l 2-2 s W llC l IS css t 1an 
. Con seq u e n t I y , based on t he c r i t er i a we h ave d e v e I u pc d I ie re , 
th is rn Pt hod is an accept able way of genera.ting the coefficients for t Ii c E Vf' 11- N D FT. 
1. ::eE-eee 
~.0eE+0~0-1""T"-r-r-T""Mr-rT-r-r"T""T""T'T"'l""T"T-,-.,-r-r-i~""'l'""T'"~---.........-------e.0ei 
Figure 3. 7. Theoretical and Experimental Plots of the Relative Error. 
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Proof of equation (3-.12) 
We start by ·using equations (3.10) and (3.11) along with equation (3.8) to 
write the following two equations, 
V 3 = a 
2 V 1 - b 2 V 1 - 2 ab U 1 + a G ( 2) - b H (2) + G (3) 
U 3• = a 
2 U 1 - b2 U 1 + 2 ab V 1 + a II ( 2) + b G ( 2} + H( 3) 
{3.26) 
(3.27) 
Using the formulas in equations (3.14) and (3."15), equations (3.26) and (3.27) can be 
writtewn as follows, 
V 3 = V 1 Fe( 2) + U 1 F O ( 2) + G ( 2) Fe ( 1) + H ( 2) F0 ( 1) + G ( 3) Fe ( 0} 
U3 = U 1 F e(2) - V 1 F 0 (2) + H(2) F e(l) - G(.2) F 0 (1) + H(3) F e(O) 
which_ conform to our claim, given in equations (3.12) and (3.13). 
Now we are left with the task of showing that this is the case for any n. We 
will start by concentrating only on the coefficients of V 1 and U 1 and only after 
proving that these coefficients do indeed conform to the formulas in equations (3.12) 
and (3.13), we will look at the rest of the terms. While we concentrate on the 
coefficients of V 1 and U 1 , the rest of the terms will be grouped in a single term 
denoted as f( G, H). 
There are two cases for which equation (3.12) must be proven. We will start 
by writing the pair of equations for n even, and obtain the express.ion for V n+l which 
should have the form predicted for n odd. Using equations (~.12), (3.13), (3.14) and 
(3.15) we write the following, 
Yn = an-lyl - ( 2 )an-2bU1 -( 3)a"-3b2V1 + (4 }a"-4b3U1+ .•. + bn-lul 
+ f(G, H) (3.28) 
and, 
Un= an-lul + { 2 )a"-2bY1 ~ { 3 )a"-3b2U1 - ( 4 )an-4b3Vl + ... + bn-lyl 
+ f(G, H) (3.29) 
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Using these two equations· alo~g with equation (3.8), we can obtain Vn+l: 
Yn+l = a"V1 -{( 2 )+( 1 )}a"-1bU1 -{( 3 )+( 2 )}a"-2 b2 V1 + 
{( 4 )+( 3) }an-3 b3 U1+ .· .. + bnV1 + f(G, H) 
And making use of the following id~ntity [4], 
( n t 1 ) = ( k~.l ) ( k- ) 
equation {3.·30) c·an be written as follows, 
(3.30) 
(3.31) 
And as can be easily verified, the coefficients of V 1 and U 1 are indeed given by the 
(ormulas in equations (3.14) and (3.15) for n odd. 
An identical procedure can be carried out for a pair of general equations for n 
odd: 
+ f(G, H) (3.32) 
and, 
U ...,._ an-1 U ·+ ( n ) an~2 b V - ( ··3n ) an-3 b2 U1· ( n ) n-4 b3 V + bn-1 U n- 1 .2 1 - 4 a• .1+ ... - 1 
+ f(G, H) (3.33) 
Using these two equations along ~ith equation (3.8) we can write Vn+I as follows., 
Vn+l = a"V1 ~{(2 )+( 1 )}a"-1 b u1 -{( 3 )+( 2 )}an-2b2V1 + 
{( 4 )+( 3 )}a"-3 b3 U1+ ... + b"U1 + f(G, H) 
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(3.34) 
and, with the aid of the identity shown in equation (3.31 ), equation (3.34) can be 
written as follows, 
V _ n V _ (· n + 1 ) n-1 b U _ ( n + 1 ) n-2 b 2 V + ( n + 1 ) n-3 b 3 U + n+l - a 1 2 a . 1 3 a 1 . 4 .· a . 1 ... 
+ b0 U 1 + f(G, H) (3.35) 
where the coefficients of V1 and U1 are· given by the formulas in equati.ons (3.14) and 
(3.15), which again conforms to our claim. 
Now, looking at equations (3.10), (3.11), (3.26) and (3.27), note that for n==3, 
the coefficients of G(2) and H(2) are identical to those of V1 and U 1 , respectively, for 
n=2. Also, for n=3, the coefficients of G(3) and H(3) are the same as those. of G(2) 
and H:(2), respectively, for n-2. Since the generating equation ( equation (3:8}) is in 
fQrm independent of n, we can ge·neralize these observations and say tha~ the 
cqefficients of V 1 and U1 for n==n 0 will be the· same as the coefficients of G(2) and 
H(2), respectively, for n=n0 +1. And also that the coefficients of G(n+l) and H(n+l) 
for n=n.0 +1 will be th~ same as the coefficients of G(n) and H(n), respectively, for 
n==n 0 • Hence, in general V n may be written as follows, 
Vn = Fe(n-1)V1 + F 0 (n-1)U 1 + Fe(n-2)G(2) + F0 (n-2)H(2} + ... 
+ Fe(O)G(n) (3.36) 
where Fe(n) and F0 (n) are given by equations (3.14) and (3.15), respectively. 
Equation (3.36) is identical to equation (3.12) whtch we set out to prove. 
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4. Results 
In this chapter a number of results obtained using the Acquisition/DSP 
system are p.resented. These results will serve to evaluate the performance of the 
system. Beca·use of the extensive array of functions that can be performed, not all of 
-the results can be included. Therefore, only those results that can illustrate the mos·t 
important features of the system will be discussed here. 
. . 
We will start by discussing the result of the acquisition of a ·speech signal. 
Figures 4.1 and 4.2 show plots of a digitally encoded speech signal which originated 
from the utterance of the vowel /a/. Prior to quantization the level of the signal was 
controlled by the dynamic range compressor. As discussed in section 1.3, the function 
of the dynamic range compressor is to keep the level of the analog signal close to the 
full scale value of the 14-bit ADC. Proper operation of the compressor thus implies 
that the maximum value of t.he digital signal should be clos·e to 21-3 ~ 8192. 
However, in order to pre.vent potential problems with the sign bit, the values· 
produced by the A_DC are shifted to the left by 'two places.. Therefore, the maximum 
value of the digital signal should be close to 215 - 32768, rather than 213 . Looking 
at figures 4.1 and 4.2, we see that these is indeed the case. 
Now that the results produced by the acquisiti<;>n of signals have been 
discussed, we turn our attention to the results produced by some of the DSP 
algorithms discussed -in chapter III. When the Even-N DFT algorithm was discussed, 
it was said that it allowed us to obtain the freque~cy content of periodic. and quasi-
periodic signals. This .is only possible, however, if undesired factors, such as 
imprecision in the value of the OFT coefficients, are kept under control. 
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Fig_ure 4.2 .. Digital Signal 09tained frorH the utterance :of the vowel /a/ (close-up). 
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In order to test the Evcn-N OFT routine, the .sinusoidal signal showu iu figure 
4.3 will be used. As di.scusscd in scct.ioii 3.5.1, due to the as.su111ed PGriodicity 
inherent of OFT coniputations, the OFT of an integer number of periods of a pcri<Jdic 
signal will yiel<l the Discrete Fourier Series Cocf0cients. Therefore, if W<' take the 
DFT of the first 800 points (i.e, the first two periods) of the sig1i"al shown in frgure 
4.3, the result should be two non-zero frequency points located at k=2 and k=798. 
The 011tput of the Evcn-N DFT routine, gi,v.cn in figures 4.4, ,1.5 c\lld 4.G, i::; in 
com pl<'tc agreement. 
-;2ee0e.ee 
-~eeee. ee· 
- 6 eeeiei . elel .:i_ __ _.,..,..~ ........... ~r-T'TT"'rT"T'T"T"TT""rTT"T'TTTTTTT'T"TTT"rTTTTTTTTTTI"TI 
e I eiei 
Figure 4.3. Sinusoid with a Period of 400. 
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2eeee.ee 
Figure 4.4. 800-point DFT of a Sinusoid with a Pe~iod of 400. 
2eeee.ee 
6eee.ee 
Figure 4.5. First 10 points of the 800-point DFT. 
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Figure 4.6. Last 10 points of the 800-point DFT 
In order to test the a11tocorr.elation routine, a 500-point rccta11g11lar pulse ,vas 
u s e J . T li e res u I t , s h ow n i n fig u r c· 4 . 7 , i s th e o II e ex.pc ct e d for s u c h -a II op c rat i o 11 . A 
more intcrscting result can be obtained by calculating the a11tocorrelatio11 ft111ctiu11 of 
the signal produced by the unvoiced fricative /sh/. The digital signal ac<jliireJ from 
the utterance 'Of /sh/ is µlotted in figure 4.8. The autocorrclatio11 fu11ctio11 of tl1is 
s i g n a I is s how n i n fig u re 4 . 9 . I II or d c r to clear I y s h ow th c v a I II es u bl a i 11 e d for s 111 a 11 
lags, the axis was shifted by 100. 
In figure 4.9, it is· cvi·dcnt that the autocorr.elation function Is bngc for s111all 
lags and t~en falls off q~1ickly as the lag rncrcascs. This behavior is vc1:y 111 ucl1 Ii ke 
the one produced by wh i tc noisc signals. This is explained by the fact tl1 at Illus L of 
the energy contained in the signal produced by the u t tcrance of / sh/ Is d uc tu 
66 
frication noise in the constri_cted vocal tract[2). 
6eee.ee 
ei.eie ....................................... ~_....~~~~......_......_~"T'"9""1'~~,-.p-~ 
e.00 2e.eiei 
Figure 4.7. Autocorrelation function of a 500-point rectangular puL;-c 
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Figure 4.8. Digital Signal Acquired from the utterance ~f /sh/ 
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600.00 
Figure 4.9. Autocor"relation function of the signal of the fricative /sit/ 
The next result that will be presented is that g1ve11 by t)ic Filtering routine 
which was discussed Ill section .3.tt. Suppose that we have a signal g1vc11 by x(11) = 
4098 + 4098cos(n7r/2) (shown i11 figure 4.10) and that we wish to reduce the 
amplitude of the sinusoidal component by rnore than,. say, lOdB. On_c \yay to 
accornplish this is to use a first order low-pass filter with a low cutoff frequency. 
Choosing the cutoff frequency to be We = 1r/lG , the magnitude response of the low-
pass filter will have dropped by 18 dB at w = 1r /2. Since the margin of errcfr is large, 
we can make use of the in-1.pulse invariant transformation to obtain the unit-sample 
response of the fiter, h(n). . -n1r/16 Therefore, let tmg h( u) = e u (n), and using the 
fil.tering routine, the signal ~hown in figure 4.11 is obtained. 
Unfortunately, because the length of the unit-sample response sequence is very 
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short, the level of the output signal turns out to be considerably sn1aller than 
expected. This problem is due to the fact that for the OFT algorithm (and all the 
algorithms based on it), the level of the output depends on the length of the i11.put 
sequence. This problem can be solved by having the DSP32, \Vhicl1 op<·ratcs on 
floating-point nun1bcrs, scale the rcs1ilts according to the length of tl1e signal. 
However, because of time constraints, this could not be accornplisll('d prior to filing 
this report. 
The relative magnitudes of the two components of x(n), howev<'r, are not 
affected by this problem. The effect of tl1e filtering opcra.tio11 011 the si1111sui,Ld 
co111JH>11cnt of x(n), then'.fore, can still lw obtained by Jividi11g tlie ,u11plit 11dL· uf the 
reduced sinusoidal compone11t by that of the DC component. This operatiu11 yield:-; a 
14 dB reduction in the level of the sinusoidal component relative to that uf the DC 
component. 
8 . rjrjE+ ~~3 , 
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Figure 4.10. Input Signal x(n) 
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1 e, I e,ei 
0., 0 0 -+-i__.........,.."'"T"'r-r-r~~'T""T""rr-r-r,-"T"T"TT".n--r-rrrrr,:-r-r-rr11rr,rrr-irn 
~.e~ 6,00 
Figure 4.11. Output Sequence 
We will con cl II de o.u r discussion of the res u I ts: by com pan ng two ty pcs of 
windows commonly used in DSP algorithrns. Figure 4.12 and 4.1:3 sJi·ow the result.:-; of 
pcrfo n11 i ng 1024- poi 11 t F FTs o 11 a 512- point rectangu I ar p u lsc using a !Tc taJJg ,d ar 
window and a Hamming window, respectively. In order to obtain the actuill ·sltapc of 
the rnagnit.ude of the DFT of the Hamming win<lowe<l pulse, it was necessary to 1·ouk 
at the real and imaginary parts which are shown in figures 4.14 and 4.15. As 
expected, the Hamrnilig windowed function will have a wider main lobe than that of 
the rectangular windowed fu net ion. 
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Figure 4.13. 1024-point FFT of a 512-point Rectangular Pulse with 1Iarnrni·11g Window 
71 
' • ' • }1 • ., I • 
- 6€1€10 I flfl 
' 
- 1 e,eie,e I eiei 
- i ::=~~(·t~, elr~1.. ,-r,- r r r r, 1 ! tr : r I t rr t nn It i"'T'"''TP 1 . 1 r .! , ; , ·, tr 1 11 1 I It Ir I rt 1 , : 6. e0 2. elei "'t • 00 . 6 . 0:J 8. e~ 1 0. elel 12. 00 
Figure 4.14. Real part of the DFT Of the JI am ming Windowed Function 
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Figure 4.15. Imaginary Part of the DFT of the Hamming Windowed Function 
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CONCLUSION 
A voice-band acquisition/bSP system has been designed, constructed and 
tested. Speech signals have been acquired with large SNR's. The implementation of 
DSP routines has been extremely efficient, with 1024-point FfT's being performed 1n 
under 30 milliseconds. The results of these routines have been· virtually noise-free 
because of the use of guard bit locat_ions in the accumulator of the DSP32. 
The system .can be ·easily used to accelerate the execution of co·mplex DSP 
algorithms, such as those used in speech recognition, since the built-in functions can 
be used as subroutines of programs running on the host PC. Alternatively, the 
contents of the EPROMs may be exchanged. for special purpose DSP routines. With 
some work thi.3 system can be reconfigured to .operat~ in real"'time. This would only 
require redirecting the output of the ADC toward the DSP32 as well as some 
overhead. 
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Appendix 
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Figure A. l. D ecoding Circuit 
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